Abstract-A novel RF interconnect configuration for highdensity broad-band mixed-signal silicon monolithic microwave integrated circuits (MMIC's) is presented. The proposed silicon-metal-polyimide (SIMPOL) structure is based on multilayer polyimide technology with self-packaging features, and is extremely effective in reducing the noise crosstalk as well as overall size of MMIC chips. Moreover, since the SIMPOL interconnect can be built on low-cost silicon substrate using standard CMOS processing techniques, it is very cost-effective and applicable to current products without major cost addition. Measured results of a prototype test wafer demonstrate that the SIMPOL interconnect has reasonably low insertion loss (0.62 dB/mm at 30 GHz), which agrees well with theoretical prediction (0.5 dB/mm). The line loss can be reduced significantly (<0.1 dB/mm) by a using thicker dielectric layer. The measured crosstalk is at the same level as the background noise floor up to 30 GHz (<060 dB), and limited primarily by imperfect termination of idling ports in the test structure. Full-wave finite-difference time-domain simulations indicate that SIMPOL could achieve an extremely high level of signal isolation, above 100 dB, at frequencies up to 50 GHz or beyond.
I. INTRODUCTION
M IXED-SIGNAL integrated circuits (IC's) have been pursued with great interest in recent years, due to their significant benefits such as overall chip size reduction, lower fabrication cost and power consumption, as well as enhanced system performance [1] . This is particularly true for mobile wireless communication systems because it offers the possibility of convenient integration of all RF/analog and digital circuits into a single chip. Meanwhile, significant progress in silicon devices, such as high-speed ( and GHz), high-power, and low-noise SiGe heterojunction bipolar transistors (HBT's) [2] , [3] , has made it possible to realize silicon-based mixed-signal monolithic microwave integrated circuits (MMIC's) even at high frequencies up to the millimeter-wave region. However, applications of these high-frequency devices to mixed-signal MMIC's have not yet been demonstrated adequately, mainly due to the significant transmission-line loss on conductive silicon substrates and serious noise crosstalk between digital and RF/analog circuits.
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For low-frequency applications ( 10 GHz) many techniques have been suggested to reduce the noise crosstalk [4] , [5] . However, these approaches are inadequate at higher microwave and millimeter-wave frequencies where most noise coupling occurs through radiation in addition to the substrate. One technique to reduce radiation coupling is to use buried microstrip lines [6] . However, since this approach is also based on open microstrip-type configuration, it also becomes less effective for higher frequency applications. A potentially ultimate solution is the micropackaging where individual circuit components on the same chip are shielded from each other by using the latest micromachining technology [7] , [8] . This approach has successfully demonstrated substantial reduction in noise crosstalk along with low line insertion loss up to 40 GHz, although its cost effectiveness has yet to be fully addressed.
Multilayer technology using polyimide has been developed intensively in recent years [9] - [16] . This technology is very effective in reducing the size and cost of IC's by using threedimensional (3-D) configuration. This 3-D MMIC technology has shown the possibility of making use of polyimide-based passive components and silicon devices at high frequencies. The multilayer polyimide technology has also been successfully applied to hybrid-type RF circuits combined with ceramic substrates. However, detailed potential crosstalk problems related to these structures have yet to be studied in details since the top-layer circuit configurations are essentially based on open microstrips.
Recently, we proposed a novel interconnect concept for broad-band ( 50 GHz) mixed-signal silicon MMIC implementation using multilayer polyimide technology, called silicon-metal-polyimide (SIMPOL) [17] , [18] . Based on a stripline-like configuration with self-packaging characteristics, the proposed SIMPOL interconnect is extremely effective in reducing the noise crosstalk, EMI problems, and in increasing the MMIC integration density. It is also very cost-effective since realized on low-cost CMOS grade silicon substrates, and requires only existing standard silicon processes, which we have used to fabricate our test wafer.
In this paper, we present a detailed description of the implementation of the SIMPOL structure, as well as full-wave simulation results by employing a simplified numerical model. A prototype test wafer has been designed and fabricated. Initial measurement up to 40 GHz reveals that the SIMPOL interconnect has reasonably low insertion loss, which agrees well with the theoretical prediction. The crosstalk between 0018-9480/99$10.00 © 1999 IEEE two coupled lines was found to be at the same level of background noise up to 30 GHz, and limited primarily by imperfect termination of the signal lines in the test structure for -parameter measurement. It should be pointed out that the experimental data we present are for a nonoptimal wafer design. The insertion loss of SIMPOL interconnect can be reduced significantly ( 0.1 dB/mm at 30 GHz) by using thicker polyimide or other polymer layers such as benzocyclobutene (BCB). Meanwhile, the signal crosstalk can be extremely low ( 100 dB up to 50 GHz) as revealed by our 3-D FDTD simulations. Fig. 1 shows the cross-sectional view of the proposed SIMPOL structure. Compared to conventional microstripbased interconnect structures, including buried microstrip lines [6] , this structure provides the following advantageous features.
II. DESIGN AND FABRICATION
• Extremely low crosstalk: The SIMPOL structure eliminates radiation coupling as well as substrate coupling completely due to its shielded self-packaging geometry and, thus, realizes extremely low crosstalk and high signal isolation even at very high frequency range ( 50 GHz).
• Low insertion loss: SIMPOL is essentially a stripline-like configuration where the signal line is placed between lowloss polyimide layers. However, unlike microstrip lines or conventional striplines, radiation loss and substrate leakage are completely eliminated.
• Broad-band performance: Due to the stripline-like structure, it has essentially no frequency dispersion for its propagation constant. It is also advantageous for multilayer integration because stripline-type structure will not affect neighboring circuitry on different layers.
• Cost-effectiveness: Since the signal lines are isolated from the silicon substrate, it is possible to use a CMOS-grade low-cost low-resistive silicon substrate. In addition, no wafer thinning and backside processing is necessary. The SIMPOL interconnect can be realized by the following standard silicon procedures. 1) After forming active devices on silicon, the wafer is etched by using inductively coupled plasma (ICP) with tailored sidewall slopes. 2) Metal layers (Ti/Al) are sputtered to cover the bottom and sidewalls of the recessed areas. 3) Polyimide is applied and planarized using chemical mechanical planarization (CMP), and then half-filling the recessed areas by reactive ion etching (RIE). 4) The wafer is patterned to liftoff transmission lines and form interconnects for IC's. 5) A second polyimide layer is deposited to bury the striplines, and is subsequently replanarized. 6) The top metal is deposited to cover the second polyimide layer, and it is connected to the bottom metal through etched vias. The grounded top and bottom metals form an enclosed stripline-like structure to shield the transmission lines from external and internal interference and noise. Since the signal lines are isolated from the silicon substrate, the fabrication of SIMPOL interconnects does not require wafer thinning and backside metallization.
As a first step to evaluate the insertion loss and crosstalk characteristics of the proposed SIMPOL interconnect, a simplified test structure has been fabricated, which follows the same fabrication procedures described above, except for the first step of anisotropic etching of the silicon substrate. Since no active components are involved at this stage, the modified model should offer corresponding performances to the original SIMPOL structure with respect to line insertion loss and mutual coupling. Fig. 2 shows the cross-sectional view of the simplified test structure we designed for fabrication. A 375-m-thick silicon wafer is first deposited with a thin layer of SiO , and then metallized with Ti/Al. Liquid polyimide (DuPont 2808,
) is subsequently applied to form a polyimide layer (8.7-m-in thickness) by spinning, followed by via process to build vertical solid metal blocks. Signal lines (8-m-in width and 0.85-m-in thickness) are then formed on top of the first solidified polyimide layer. A second polyimide layer with the identical thickness is spinned and solidified in the same way along with a similar via process, and finally, the top metal is deposited to form the top ground plane for shielding and self-packaging purposes. Fig. 3 shows the layout of a uniform line for insertion-loss measurement, as well as a pair of coupled lines for evaluation of the signal isolation performance. The length of the uniform line is 1 mm, and the coupled lines have a coupling length of 0.89 mm.
The characteristic impedance and line loss of the above stripline-like structure are 50 and 0.5 dB/mm at 30 GHz, respectively. It should be pointed out that this structure is not optimal in terms of insertion loss. Fig. 4 shows the calculated line loss of 50-striplines at 30 GHz for various thickness of the polyimide layer by using HP EEsof LineCalc [19] . As can be seen, the line loss can be reduced to approximately 0.2 dB/mm at 30 GHz or even lower if we increase the dielectric substrate to 40 m or thicker. In a fully implemented SIMPOL structure with anisotropically etched trenches, as shown in Fig. 1 , the polyimide (or BCB) layers can easily be made much thicker than those in Fig. 2 . However, there is a tradeoff between line loss and chip integration density because the 50-line will become wider with increased dielectric thickness. Meanwhile, using gold instead of aluminum as the stripline conductor will also help reduce the line loss, especially at millimeter-wave frequencies.
III. MEASUREMENT RESULTS
The -parameters of the fabricated test structure were measured on an HP 8510C network analyzer, using a pair of GGB Picoprobes with 150-m pitches (40A-GSG-150-LP). A thru-reflect-line (TRL) calibration was carried out for the frequency range from 20 to 40 GHz with a dedicated on-wafer calibration standard that was fabricated on the same wafer. Fig. 5 shows the photographs of the fabricated test structures.
After calibration, the insertion loss of the 1-mm straight line was first measured as shown in Fig. 5(a) . The measured line loss and calculated result using HP EEsof LineCalc are plotted in Fig. 6 . At 30 GHz, the measured line loss is 0.62 dB/mm, which is close to the calculated loss of 0.5 dB/mm. The relatively large discrepancy at the higher frequency end (40 GHz) might have been caused by both imperfect calibration and increased parasitic effects of the solid via blocks. We plan to carry out a more detailed investigation of the insertion loss in the presence of closely located ground vias. It should be pointed out here that the insertion loss Fig. 5(a) . of the SIMPOL interconnect can be reduced significantly by increasing the thickness of the dielectric material.
Meanwhile, Fig. 7 shows the measured results for the signal crosstalk of the coupling structure in Fig. 5(b) , as well as the background noise floor. The background noise corresponds to the transmission coefficient when the two probes are suspended in air by 1 mm while maintaining identical distance to that of the SIMPOL test structure. The measured coupling level ( ) is very close to the background noise up to 30 GHz ( 60 dB), and it increases monotonically to approximately 40 dB at 40 GHz. The degradation in crosstalk at higher frequencies is believed to be caused mainly by the imperfect termination of the idling ports, which were open circuited in the test structure. The coupling level dropped noticeably when two pieces of absorbers were placed at the two idling ports (ports 2 and 4) during -parameter measurement. Matchedload terminations using thick-film resistors will be included in future designs in order to give a more accurate estimation of the crosstalk performance.
IV. PERFORMANCE PREDICTION BY NUMERICAL SIMULATION
Along with prototype fabrication and measurement to demonstrate the feasibility and performance of the proposed SIMPOL interconnect, we have also developed a numerical model and carried out comprehensive electromagnetic (EM) simulations so that we can identify its ultimate performance, as well as possible fundamental limitations that may not be easily measured experimentally, especially at the higher frequency range. Due to its multilayer finite-substrate configuration, a 3-D full-wave EM solver is necessary for a rigorous characterization of the SIMPOL structure. An in-house finitedifference time-domain (FDTD) code has been employed for this purpose, mainly because it can give accurate and efficient analysis for this type of structures over an extremely broad bandwidth with a single simulation. Fig. 8 shows the simplified FDTD model where a solid metal block is used to approximate the shielding walls in the SIMPOL structure plotted in Fig. 1 Fig. 9 plots the FDTD simulation results for the SIMPOL model shown in Fig. 8 . As can be seen, both and drop dramatically as the spacing between vias decreases. An extremely low level of crosstalk ( 100 dB) can be achieved easily by adjusting the density of the vias, while keeping a reasonably close line spacing ( ). For comparison, the spacing between two conventional striplines has to be greater than in order to realize 100-dB signal isolation. This indicates that the proposed SIMPOL structure is not only superior in noise shielding, but also very promising in increasing the integration density of MMIC's, which will eventually lead to compact and low-cost circuit designs.
V. CONCLUSION
We have presented a novel RF interconnect and packaging concept for broad-band mixed-signal silicon MMIC implementation. Both FDTD simulation and prototype measurement have demonstrated that the proposed SIMPOL structure is extremely effective in reducing the noise coupling between adjacent transmission lines up to 40 GHz or beyond. The line loss of the stripline-like interconnect is reasonably low and in close agreement with theoretical prediction.
With further design optimization, SIMPOL can realize very low insertion loss ( 0.1 dB/mm at 30 GHz) and superior noise shielding ( 100 dB) without requiring any modification of existing CMOS-grade silicon processes. This novel interconnect structure should provide an attractive solution to low-cost high-performance interconnects for advanced highspeed high-density mixed-signal silicon MMIC's, which are finding increased application in modern wireless communication systems, as well as other advanced microwave and millimeter-wave systems.
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